General


HyperTransport defines cold reset, warm reset, and a link initialization process. Link initialization involves determining the widest link and highest clock frequency that two devices attached to a link may use. Link initialization involves a multi-step process that is initiated during cold reset.

A hardware-based handshake process determines the link width to be used immediately following cold reset. This process is performed by devices at both ends of every link. The handshake determines the smaller of the devices attached to each link with respect to maximum receiver width (up to 8 bits). For example, one receiver may have a maximum width of 4 and the other a maximum width of 8, thus the smaller CAD width (4) is used. A detailed description of this process is described in the section entitled, "Low-Level Link Width Initialization" on page 282. Also, following cold reset all devices use the default clock frequency of 200 MHz (required by all devices). The initial width negotiated and the default speed may be less than the actual capability of the devices and thus require further tuning.

Next, firmware (e.g. BIOS) optimizes all links so they use the widest path and the fastest clock that the attached devices support. This is done by reading link capability registers within the devices attached to each link. These registers report the maximum link width and maximum frequency at which each device is designed to operate . Software determines the highest common actual CAD width and clock frequency to be used.

Finally, firmware initiates a Warm RESET (or assertion of LDTSTOP#) to cause the new link width and clock values to take effect. Warm RESET or LDTSTOP# assertion is typically triggered by writing to an implementation-specific register in the I/O Controller Hub.

Details regarding the process described above are discussed in the remainder of this chapter. Note however, that portions of the RESET initialization process that involve clock and buffer initialization are detailed in the section called "Link Initialization" on page 282.



HyperTransport System Architecture
HyperTransportв„ў System Architecture
ISBN: 0321168453
EAN: 2147483647
Year: 2003
Pages: 182

flylib.com © 2008-2017.
If you may any questions please contact us: flylib@qtcs.net