References

Hammond, Gary and Sam Naffziger, Next Generation Itanium Processor Overview, 2001 [cited 28 August 2002]. Available from http://www.intel.com/design/Itanium2/techpubs/.

Hayes, Brian, "The Vibonacci Numbers," American Scientist 87, 296 301 (1999).

Hennessy, John L. and David A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed. San Francisco, Cal.: Morgan Kaufmann Publishers, Inc., 2003.

Hennessy, John L. and David A. Patterson, Computer Organization and Design: The Hardware/Software Interface, 2nd ed. San Francisco, Cal.: Morgan Kaufmann Publishers, Inc., 1998.

Intel Corporation, "Application Architecture," revision 2.1, Intel Itanium Architecture Software Developer's Manual, Vol. 1, 2002.

Intel Corporation, "Instruction Set Reference," revision 2.1, Intel Itanium Architecture Software Developer's Manual, Vol. 3, 2002.

Intel Corporation, Intel Itanium 2 Processor Reference Manual for Software Development and Optimization, 2002.

Intel Corporation, Intel Itanium Processor Reference Manual for Software Optimization, 2001.

Knuth, Donald E., Fundamental Algorithms. Vol. 1 of The Art of Computer Programming, 3rd ed. Reading, Mass.: Addison-Wesley, 1997.

Mosberger, David, and Stéphane Eranian, IA-64 Linux Kernel: Design and Implementation. Upper Saddle River, N.J.: Prentice Hall PTR, 2002.

Rau, B. Ramakrishna, "Dynamic Scheduling Techniques for VLIW Processors," HP Technical Report HPL-93-52 (June 1993) [cited 9 March 2002]. Available from http://www.hpl.hp.com/techreports/.

Rau, B. Ramakrishna, and Joseph A. Fisher, "Instruction-Level Parallel Processing: History, Overview, and Perspective," HP Technical Report HPL-92-132 (October 1992) [cited 9 March 2002]. Available from http://www.hpl.hp.com/techreports/.

Schlansker, Michael S., and B. Ramakrishna Rau, "EPIC: An Architecture for Instruction-Level Parallel Processors," HP Technical Report HPL-1999-111 (2000) [cited 27 January 2002]. Available from http://www.hpl.hp.com/techreports/.

Schlansker, Michael S., B. Ramakrishna Rau, Scott Mahlke, Vinod Kathail, Richard Johnson, Sadun Anik, and Santosh G. Abraham, "Achieving High Levels of Instruction-Level Parallelism with Reduced Hardware Complexity," HP Technical Report HPL-96-120 (1994) [cited 27 January 2002]. Available from http://www.hpl.hp.com/techreports/.

Stallings, William, Computer Organization and Architecture: Designing for Performance, 6th ed. Upper Saddle River, N.J.: Prentice Hall, Inc., 2003.

Tanenbaum, Andrew S., Structured Computer Organization, 4th ed. Upper Saddle River, N.J.: Prentice Hall, Inc., 1999.

Tirumalai, Parthasarathy, Meng Lee, and Michael Schlansker, "Parallelization of Loops with Exits on Pipelined Architectures," HP Technical Report HPL-90-107 (August 1990) [cited 9 March 2002]. Available from http://www.hpl.hp.com/techreports/.

Triebel, Walter, Itanium Architecture for Software Developers. Intel Press, 2000.

Wilkinson, Barry, Computer Architecture: Design and Performance, 2nd ed. Upper Saddle River, N.J.: Prentice Hall, Inc., 1996.