| < Free Open Study > |
|
Hardware
development costs, 306
management, 17-18
timers, 17
Hardware monitors, 114, 321-22
availability, 321
connection, 321-22
limitations, 322
simplicity, 321
See also Data extraction
Host processors, 467
Host software architecture, 309
HXDP model, 448-54
analytical modeling of bus, 451-54
average scan time effect, 452
defined, 448-49
graphic outputs, 452-54
introduction, 448-50
scan blocks, 449, 450
scan time vs. message size, 453-54
schedule mechanism, 449
symbols/definitions, 450
See also Analytical modeling
Hybrid monitoring, 115
Hybrid simulation modeling, 261
Hypothesis test, 227-28
defined, 227
performing, 228
steps, 228
| < Free Open Study > |
|